tag: UCIe 2.0

Chiplets Still A Challenge With UCIe 2.0

By Brian Bailey - 30 Jan, 2025 - Comments: 0

Plug-and-play chiplets are a popular goal, but does UCIe 2.0 move us any closer to that becoming a reality? The problem is that the current drivers of the standard are not after interoperability in the way that plug-and-play requires. Released in August 2024, UCIe 2.0 touts higher bandwidth density and improved power efficiency, as well as new features supporting 3D packaging, a manageable s... » read more

Trending Articles

Impact of Extremely Low Temperatures On The 5nm SRAM Array Size and Performance

by Technical Paper Link

What’s Next For Through-Silicon Vias

Fab tools are being fine-tuned for TSV processes as demand ramps for everything from HBM to integrated RF, power, and MEMS in 3D packaging.

by Laura Peters

Chip Industry Week in Review

Next-gen EUV laser R&D; $285M CHIPS Act award; U.S. microelectronics research centers; Synaptics-Google deal; maskless microLED DUV; Micron's $2B fab expansion; Tesla sales slump; USB-C mandate in Europe.

by The SE Staff

Global IC Fabs And Facilities Report: 2024

Companies poured billions into fabs and facilities around the world as regions continue to build self-sufficiency and form hubs with friendly nations.

Chip Industry Week In Review

Global semi sales; 3rd CHIPS Act flagship; UFS and memory standards; Chinese military companies in U.S.; TSVs; CES; 18 new fabs; HBM packaging; SDVs; rad tolerance.

by The SE Staff

Knowledge Centers
Entities, people and technologies explored

Related Articles

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

by Bryon Moyer

Impact of Extremely Low Temperatures On The 5nm SRAM Array Size and Performance

by Technical Paper Link

Testing For Thermal Issues Becomes More Difficult

Chiplets, exotic materials, and heterogeneous integration are impacting test coverage.

by Gregory Haley

Auto Chip Aging Accelerates In Hot Climates

New data shows significant reduction in lifespan and potential new security issues as global temperatures rise.

by Ed Sperling

GDDR7 Memory Supercharges AI Inference

High bandwidth and low latency are paramount for AI-powered edge and endpoints.

by Tim Messegee

Is In-Memory Compute Still Alive?

It hasn’t achieved commercial success, but there is still plenty of development happening; analog IMC is getting a second chance.

by Bryon Moyer

About

Navigation

Connect With Us

Facebook
Twitter @semiEngineering
LinkedIn
YouTube

Copyright ©2013-2025 SMG | Terms of Service | Privacy Policy