A Triple-Deck CFET Structure With An Integrated SRAM Cell For The 2nm Technology Node And Beyond

How well does a triple-deck CFET structure stack up as a candidate for area scaling?


A novel triple-deck CFET structure is proposed for the first time as a candidate for area scaling. The proposed triple-deck CFET aggressively stacks a pass gate over an inverter to form a half SRAM bit cell. The integration flow and full metal connectivity have been carefully designed for functionality and array assembly. Most of the pitch used in the process is around 40nm, which is patternable using 193i litho process to reduce patterning cost and difficulty. We have also studied parasitic capacitance and resistance to evaluate design weakness of the proposed structure.

Click here to read more.


Leave a Reply

(Note: This name will be displayed publicly)