Where the biggest savings are in ASIC design.
Juergen Jaeger, product management director at Cadence, explains how FPGA prototyping can improve efficiency and reduce design costs, what the development costs are for various phases of the design flow, how that changes across different markets such as automotive and 5G, and why software is now the biggest knob to turn for reducing cost and time to market.
 |
 |
 |
 |
 |
 |
 |
 |
 |  |
Leave a Reply