Going Solar

By Ed Sperling - 06 Jul, 2011 - Comments: 0

Bettina Weiss, who heads SEMI’s solar effort, talks about what’s new at Semicon and Intersolar North America, how far the industry has progressed and what stands in the way of widespread adoption of solar technology. [youtube vid=rCAeaXijQy0] » read more

2.5D Stacking And Test

By Ed Sperling - 06 Jul, 2011 - Comments: 0

Michael Buehler-Garcia, director of Calibre Design Solutions marketing at Mentor Graphics, talks about the challenges in building 2.5D stacks and how testing them will become a major headache. [youtube vid=tLKdOo5L8C8] » read more

Multisourcing Options

By Ed Sperling - 27 Jun, 2011 - Comments: 0

Semiconductor Manufacturing & Design discusses the ability to move chip designs from one foundry to another with Walter Ng of Global Foundries, Michael Buehler-Garcia of Mentor Graphics, John Murphy of Cadence and Ling Hong of Kilopass. [youtube vid=1YxYKmfL4SE] » read more

Tech Talk: Sonics CTO

By Ed Sperling - 07 Jun, 2011 - Comments: 0

Drew Wingard peels back the covers on dark silicon, the next big thing in semiconductors and what's needed to get there in a candid discussion with System-Level Design. [youtube vid=ciWTa2HGCkE] » read more

Executive Briefing: Naveed Sherwani

By Ed Sperling - 06 Jun, 2011 - Comments: 0

Open-Silicon's CEO talks with System-Level Design about getting the business priorities of designing a complex SoC in line with the technology; why getting chips out the door on time is critical and why it's not happening. [youtube vid=OAQ9JxJKYHU] » read more

Tech Talk: Atrenta CTO

By Ed Sperling - 06 Jun, 2011 - Comments: 0

Bernard Murphy talks with System-Level Design about what's changing in the semiconductor design area, how 3D stacking will affect design and what's needed in EDA tools. [youtube vid=kT3vs4sldSk] » read more

Executive Briefing: Jack Harding

By Ed Sperling - 03 Jun, 2011 - Comments: 0

eSilicon's CEO talks with System-Level Design about changes in design at advanced nodes, the power of 2.5D and 3D stacking, and how the semiconductor supply chain is changing. [youtube vid=HlipMzgdksc] » read more

One-On-One: Aart de Geus

By Ed Sperling - 01 Jun, 2011 - Comments: 0

Synopsys' CEO talks with Low-Power Engineering about the future of EDA, the changes in IP, stacked die and 20nm designs. [youtube vid=x9TKRC48OG0] » read more

IC Yield Issues

By Ed Sperling - 27 May, 2011 - Comments: 0

What makes one semiconductor design yield better than another. And what issues are we likely to face going forward. Semiconductor Manufacturing & Design questions Amiad Conley from Applied Materials; Cyrus Tabery from GlobalFoundries; Brady Benware from Mentor Graphics, and Ankush Oberai from Magma. [youtube vid=1YjY436YmNQ] » read more

Executive Briefing: Wally Rhines

By Ed Sperling - 25 May, 2011 - Comments: 0

Mentor's Chairman and CEO sounds off about where the IC design challenges are, what needs to be done to fix them, and what new opportunities will unfold. [youtube vid=UGkpCtRdZJ0] » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

Legacy Process Nodes Going Strong

The critical, and growing, significance of mature node chips and processes.

by Bryon Moyer

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

category: Videos

category: IoT, Security & Automotive

Going Solar

2.5D Stacking And Test

Multisourcing Options

Tech Talk: Sonics CTO

Executive Briefing: Naveed Sherwani

Tech Talk: Atrenta CTO

Executive Briefing: Jack Harding

One-On-One: Aart de Geus

IC Yield Issues

Executive Briefing: Wally Rhines

Trending Articles

Hybrid Bonding Makes Strides Toward Manufacturability

Americas Chip Funding Energizes Industry

Advanced Packaging Driving New Collaboration Across Supply Chain

Chiplets Make Progress Using Interconnects As Glue

2D Semiconductors Make Progress, But So Does Silicon

Knowledge Centers
Entities, people and technologies explored