Pre-silicon simulations with fast-functional and near cycle accurate modes.
One of the key factors of successful software (e.g. firmware/application) development is the ability to quickly run and profile software in the absence of target hardware. The earlier in the design process that this is possible, the better, i.e. during the pre-silicon phase.
Typically, the pre-silicon phase is dominated by three activities, each with different challenges:
Exploring the Hardware/Software configuration space
Challenge: to find the near optimal set of configurations from a large design space
Functional bring-up of the software stack
Challenge: to find and eliminate functional software issues
Pre-silicon optimization of the software stack
Challenge: to find and optimize key hotspots in software stack
The DesignWare ARC nSIM Instruction Set Simulator aims to address these challenges by providing two simulation modes; a fast-functional mode and a near cycle accurate mode. The fast-functional mode is key to solving the pre-silicon software bring-up challenge. Our new near cycle accurate simulation mode was designed to help solve the challenges of exploring the hardware/software configuration space and to enable pre-silicon optimization.
The end goal is to empower customers to further reduce time to market by providing the right tools to get their software stack production ready before silicon is available and to reduce the risk of costly re-spins due to late design changes.
Click here to read more.
Intel’s re-entry has kicked the competition into high gear, with massive spending on equipment and new fabs.
More heterogeneous designs and packaging options add challenges across the supply chain, from design to manufacturing and into the field.
Even small IoT designs can have plenty of complexity in architecture and integration.
An ecosystem is required to make chiplets a viable strategy for long-term success, and ecosystems are built around standards. Those standards are beginning to emerge today.
Computational storage approaches push power and latency tradeoffs.
Gate-all-around FETs will replace finFETs, but the transition will be costly and difficult.
An upbeat industry at the start of the year met one of its biggest challenges, but instead of being a headwind, it quickly turned into a tailwind.
The backbone of computing architecture for 75 years is being supplanted by more efficient, less general compute architectures.
How long a chip is supposed to function raises questions design teams need to think about, including how much they trust aging models.
New interconnects and processes will be required to reach the next process nodes.
Intel’s re-entry has kicked the competition into high gear, with massive spending on equipment and new fabs.
After failing in the fab race, the country has started focusing on less capital-intensive segments.
Servers today feature one or two x86 chips, or maybe an Arm processor. In 5 or 10 years they will feature many more.
Necessary cookies are absolutely essential for the website to function properly. This category only includes cookies that ensures basic functionalities and security features of the website. These cookies do not store any personal information.
Any cookies that may not be particularly necessary for the website to function and is used specifically to collect user personal data via analytics, ads, other embedded contents are termed as non-necessary cookies. It is mandatory to procure user consent prior to running these cookies on your website.
Leave a Reply