A look at the verification challenges posed by power-aware chip design.
Power reduction and management methods are now all-pervasive in system-on-chip (SoC) designs. They are used in SoCs targeted at power-critical applications ranging from mobile appliances with limited battery life to big-box electronics that consume large amounts of increasingly expensive power. Power reduction methods are now applied throughout the chip design flow from architectural design, through RTL implementation to physical design.
This white paper addresses the verification challenges posed by power-aware chip design, and how the JasperGold® Low Power Verification App works with other JasperGold Apps to overcome those challenges. It covers:
To read more, click here.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
[…] Formal Verification of Power-Aware Designs Using JasperGold(R) Low Power Verification App A look at the verification challenges posed by power-aware chip design. […]