Using top-side cooled (TSC) power devices in high-voltage (HV) applications.
This application note shows the benefits of using top-side cooled (TSC) power devices in high-voltage (HV) applications. In addition, it should help designers of such applications to understand how the device can be used and how an efficient and easy-to-assemble approach can be chosen to integrate TSC devices into the system. This application note describes Infineon’s new heat-spreader dual small outline package (HDSOP) family, which consists of TSC surface-mount devices (SMDs) designed for HV applications. The document explains the advantages of TSC and shows the different assembly methods and thermal stacks and their influence on thermal performance. It also addresses the different manufacturing challenges a hardware designer must consider when using TSC packages.
The following information is a guideline for use and should not be regarded as a description or warranty of a certain functionality, condition or quality of the device.
Intended audience
System and hardware development engineers in the field of high-power/HV applications such as onboard chargers, SMPS, drive applications, etc. who want to understand the advantages and challenges of the TSC approach or who already use TSC in their applications. The application note is aimed at the automotive and industrial space.
Click here to read more.
Disaggregation and the wind-down of Moore’s Law have changed everything.
Different interconnect standards and packaging options being readied for mass chiplet adoption.
Continued expansion in new and existing markets points to massive and sustained growth.
Aging equipment and rising demand are pushing up prices and slowing production.
Experts at the Table: Designing for context, and geopolitical impacts on a global supply chain.
Interest in this particular ISA is expanding, but the growth of other open-source hardware is less certain.
Nanosheets are likeliest option throughout this decade, with CFETs and other exotic structures possible after that.
Hybrid bonding opens up whole new level of performance in packaging, but it’s not the only improvement.
Why this is becoming a bigger issue, and what can be done to mitigate the effects.
Some 300mm tools are converted to 200mm; equipment prices and chip manufacturing costs are rising.
From low resistance vias to buried power rails, it takes multiple strategies to usher in 2nm chips.
Manufacturing 3D structures will require atomic-level control of what’s removed and what stays on a wafer.
Disaggregation and the wind-down of Moore’s Law have changed everything.
Leave a Reply