What makes custom SoCs too difficult for some, but too compelling to ignore for others?
The future of IoT and its rate of scalability depends upon increased functionality in the smallest form factors. Arm knows that OEMs are increasingly turning to custom SoCs/ASICs for a wealth of benefits: differentiation, cost savings, improved reliability, and smaller products.
So, at Arm, we wanted to better understand the perceived risks involved for OEMs – what makes custom SoCs a task too large for some, yet too compelling not to, for others? And how can we help reduce complexity and initial outlay, whilst increasing time-to-market and success rates.
That is why we commissioned TIRIAS Research to detail why OEMs are choosing custom SoCs despite the perceived potential risks. Then, recommend ways that OEMs can get from concept to silicon faster, simpler, and with increased confidence – regardless of in-house experience or start-up budget.
To read more, click here.
Interest in the open-source ISA marks a significant shift among chipmakers, but it will require continued industry support to be successful.
Slowdown due to impact on timing, and dependencies between power, thermal and timing that may not be caught by signoff tools.
Access to source code makes it attractive for custom applications, but gaps remain in the tool flow and in software.
SoC bandwidth, integration expand as data centers use more FPGAs for machine learning.
Problems won’t derail next-gen litho, but could limit use and affect schedules.
AI-enabled systems are being designed to process more data locally as device scaling benefits decline.
Access to source code makes it attractive for custom applications, but gaps remain in the tool flow and in software.
Growing volume of data and limited improvements in performance create new opportunities for approaches that never got off the ground.
What happens when companies are combined? The outcome often isn’t as good as the announcement.
As complexity and device sizes rise, so does the need for an on-chip network.
Experts at the Table, part 1: Are we looking to solve the wrong problems? Where does parallelization work best and why.
Synopsys Co-CEO Aart de Geus explains why systemic complexity will be the next big challenge, and what that means for EDA and the chip industry.
IP reuse has reduced the urgency for a higher level of abstraction in complex system-level design, but that still could change.
 |
 |
 |
 |
 |
 |
 |
 |
 |
|
Leave a Reply