What makes custom SoCs too difficult for some, but too compelling to ignore for others?
The future of IoT and its rate of scalability depends upon increased functionality in the smallest form factors. Arm knows that OEMs are increasingly turning to custom SoCs/ASICs for a wealth of benefits: differentiation, cost savings, improved reliability, and smaller products.
So, at Arm, we wanted to better understand the perceived risks involved for OEMs – what makes custom SoCs a task too large for some, yet too compelling not to, for others? And how can we help reduce complexity and initial outlay, whilst increasing time-to-market and success rates.
That is why we commissioned TIRIAS Research to detail why OEMs are choosing custom SoCs despite the perceived potential risks. Then, recommend ways that OEMs can get from concept to silicon faster, simpler, and with increased confidence – regardless of in-house experience or start-up budget.
To read more, click here.
100% inspection, more data, and traceability will reduce assembly defects plaguing automotive customer returns.
Engineers are finding ways to effectively thermally dissipate heat from complex modules.
Increased transistor density and utilization are creating memory performance issues.
FPGAs, CPUs, and equipment receive funding in China; 98 startups raise over $2 billion.
Heterogeneous designs and AI/ML processing expose the limitations of existing methodologies and tools.
Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.
100% inspection, more data, and traceability will reduce assembly defects plaguing automotive customer returns.
From low resistance vias to buried power rails, it takes multiple strategies to usher in 2nm chips.
Some of the less common considerations for assessing the suitability of a system for high-performance workloads.
Manufacturing 3D structures will require atomic-level control of what’s removed and what stays on a wafer.
Different interconnect standards and packaging options being readied for mass chiplet adoption.
Engineers are finding ways to effectively thermally dissipate heat from complex modules.
Increased transistor density and utilization are creating memory performance issues.
Leave a Reply