Ensuring chips will operate as intended, even if failures occur.
Vehicle systems and the semiconductors used within them are some of the most complex electronics seen today.
In the past, electronics going into vehicle systems implemented flat architectures with isolated functions controlling various components of the power train and vehicle dynamics. These electronic systems communicated primarily through legacy bus interconnect protocols, like controller area network (CAN) and media-oriented systems transport (MOST) technologies.
To support the realization of Level 4 and Level 5 (L4/L5) autonomous driving, a massive restructure is underway. The software-defined vehicle, the automotive Ethernet, V2X connectivity, and domain controller units are just some of the new technologies required to realize L4/L5 capabilities.
Electronic systems exist for powertrain and vehicle dynamics, advanced driver assistance systems and automated driving, connectivity, infotainment, and in-vehicle experience. Often at the heart of these electronic systems is a complex, multi-island IC containing multi-core processing, dedicated artificial intelligence and machine learning engines, mixed-signal processing, and more. Whether it’s a complex system on chip or a mixed-signal IC sitting at a sensor edge, security and safety are essential. IC suppliers must build in the necessary safety and security prevention measures to ensure high quality and reliability throughout the operational life of the product.
Compared to other commercial silicon designs, chips for automotive use cases face much higher environmental challenges, like temperature, moisture, and physical abuse due to vibrations. Therefore, robust, fail-safe, and/or fail-operational systems are paramount in automotive designs. Safety and security are achieved through multiple engineering activities and practices.
Manufacturing-in automotive-grade CMOS nodes is one piece to this solution, but in addition to target technology, designers must design and verify their logic in a way that ensures the silicon will operate as intended, even under the assumption that failures in silicon can or will occur.
To read more, click here.
Leave a Reply