tag: shift left

Enhancing Reliability For Automotive ICs
By Matthew Hogan - 06 Feb, 2025 - Comments: 0

As an IC designer focused on automotive applications, reliability is likely one of your top priorities. The components you develop need to withstand extreme environmental conditions, maintain performance over extended lifetimes, and meet rigorous industry standards. Failure is simply not an option when it comes to automotive electronics. Achieving the required levels of reliability can be a ... » read more

Accelerate IC Design With Shift-Left DRC
By John Ferguson - 30 Jan, 2025 - Comments: 0

By John Ferguson and Lei Ling The increasing complexity of integrated circuit (IC) designs is straining our traditional design rule checking (DRC) methods. The iterative "construct by correction" approach that worked well for simpler, custom layouts is now creating substantial runtime and resource bottlenecks, hindering design teams' ability to efficiently verify their advanced designs and m... » read more

Microsoft Accelerates DRC With Shift-Left Verification
By Siemens EDA - 30 Jan, 2025 - Comments: 0

As integrated circuit (IC) designs grow in complexity, traditional design rule checking (DRC) methods struggle to keep pace. Originally developed for simpler, custom layouts, traditional DRC uses an iterative “construct by correction” method. However, with the rise of automation and multi-layered design hierarchies, relying on traditional sequential DRC approaches can create substantial run... » read more

Tackling Reliability In Early IC Design
By Matthew Hogan - 09 Jan, 2025 - Comments: 0

As the semiconductor industry continues its relentless march towards smaller process nodes and more complex integrated circuits (ICs), the challenge of ensuring reliability has become increasingly difficult. Industry analysts predict a significant increase in demand for semiconductor reliability verification as analysis become critical parts of the overall design verification process. The st... » read more

Calibre DesignEnhancer Design-Stage Layout Modification Improves Power Management Faster And Earlier
By Siemens EDA - 20 Dec, 2024 - Comments: 0

In today’s IC designs, effective power management through layout optimization is crucial for achieving PPA targets. This paper, written by Jeff Wilson, describes how the Calibre DesignEnhancer platform, is used to specifically tackle the EMIR components of power management. DesignEnhancer offers P&R and custom/analog design teams a fast, integrated environment for implementing Calibre-cle... » read more

Enhancing Power Reliability Through Design-Stage Layout Optimization
By Jeff Wilson - 19 Dec, 2024 - Comments: 0

As integrated circuit (IC) designs continue to scale, the demand for efficient power management, performance optimization and reliable physical layout modification grows more critical. Meeting these power, performance and area (PPA) targets is essential for ensuring that IC designs operate effectively at advanced process nodes. One of the main challenges for design and verification engineers is... » read more

Where Is The Software For Shift Left?
By Brian Bailey - 12 Dec, 2024 - Comments: 0

Co-development of hardware and software has been a dream for a long time, but significant hurdles remain. Neither domain is ready with what the other requires at the appropriate time. The earlier something can be done in a development flow, the less likely problems will be found when they are more difficult or expensive to fix. It may require both tool and methodology changes, so that a proc... » read more

Shift Left Strategy For Semiconductor Production Testing
By Guy Gozlan - 10 Dec, 2024 - Comments: 0

In the fast-paced world of semiconductor manufacturing, achieving higher yields and reducing costs are constant challenges. Ideally, yield should only be impacted by unavoidable defects when everything else is performing as expected. However, when yield reduction occurs due to the process sensitivity of the design, these issues can be detected and, in many cases, corrected. proteanTecs has d... » read more

How To Speed Up LVS Verification
By Wael elManhawy - 26 Nov, 2024 - Comments: 0

Layout versus schematic (LVS) comparison is a crucial step in integrated circuit (IC) design verification, ensuring that the physical layout of the circuit matches its schematic representation. The primary goal of LVS is to verify the correctness and functionality of the design. Traditionally, LVS comparison is performed during signoff verification, where dedicated tools compare layout and sche... » read more

Shift Left Is The Tip Of The Iceberg
By Brian Bailey - 14 Nov, 2024 - Comments: 1

Shift left is evolving from a buzzword into a much broader shift in design methodology and EDA tooling, and while it's still early innings there is widespread agreement that it will be transformative. The semiconductor industry has gone through many changes over the past few decades. Some are obvious, but others happen because of a convergence of multiple factors that require systemic change... » read more

← Older posts

  • Sponsors

About

Navigation

Connect With Us

Copyright ©2013-2025 SMG   |  Terms of Service  |  Privacy Policy