Partial Header Encryption In Integrity And Data Encryption For PCIe

By Kunal Chhabriya - 10 Oct, 2024 - Comments: 0

Partial Header Encryption (PHE) is an additional mechanism added to Integrity and Data Encryption (IDE) in PCIe 6.0 to prevent side-channel attacks based on attacker analysis of the information included in the headers. This blog narrates PHE flow and Cadence VIP support for PHE in IDE across PCIe/CXL protocols. Background Introducing PCIe's Integrity and Data Encryption Feature is an excell... » read more

IoT Security Risks Grow

By Ed Sperling - 30 Mar, 2017 - Comments: 0

Semiconductor Engineering sat down to discuss security issues with Asaf Shen, vice president of marketing for security IP in [getentity id="22186" e_name="ARM's"] Systems & Software Group; Timothy Dry, principal staff marketing manager for the Industrial IoT segment at [getentity id="22819" comment="GlobalFoundries"]; Chowdary Yanamadala, senior vice president of business development at Cha... » read more

The Secret World Of Ciphers

By Ernest Worthman - 09 Nov, 2015 - Comments: 1

The arena of creating secure environments in the hardware and software industries is somewhat shrouded in mystery and misunderstanding. Certainly, some types of ciphers are relatively straightforward and uncomplicated. For example, there is one called the Caesar cipher, which is one of the most prolific, and simple encryption techniques. Basically, this is simply aligning two alphabets and s... » read more

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: advanced encryption standard

Partial Header Encryption In Integrity And Data Encryption For PCIe

IoT Security Risks Grow

The Secret World Of Ciphers