Roundtable: ESL Grows As Processes Shrink

By Ed Sperling - 22 Feb, 2012 - Comments: 0

System-Level Design talks with Steve Bailey of Mentor Graphics, Michael (Mac) McNamara of Cadence Design Systems, Ghislain Kaiser of DOCEA Power and Shawn McCloud of Calypto about what will propel growth in the system-level design tools marketplace. [youtube vid=yBhLLN40mSE] » read more

Step Away From the Spreadsheet

By Ed Sperling - 09 Feb, 2012 - Comments: 0

By Ann Steffora Mutschler Engineers today spend more than a quarter of their time trying to meet power specifications. A survey of more than 700 engineers by Calypto illustrates just how important and time-consuming power management is today for engineering teams. As consumer devices grow ever more complex, the need to deal with, analyze and optimize power at not just the RTL but at the sys... » read more

Experts At The Table: Managing Power At Higher Levels Of Abstraction

By Ed Sperling - 18 Nov, 2011 - Comments: 0

Low-Power Engineering sat down to discuss the advantages of dealing with power at a high level with Mike Meyer, a Cadence fellow; Grant Martin, chief scientist at Tensilica; Vic Kulkarni, senior vice president and general manager at Apache Design; Shawn McCloud, vice president of marketing at Calypto; and Brett Cline, vice president of marketing at sales at Forte Design Systems. What follows ar... » read more

Experts At The Table: Managing Power At Higher Levels Of Abstraction

By Ed Sperling - 11 Nov, 2011 - Comments: 0

Experts At The Table: Managing Power At Higher Levels Of Abstraction

By Ed Sperling - 03 Nov, 2011 - Comments: 0

Using High-Level Synthesis To Manage Power

By Ed Sperling - 02 Nov, 2011 - Comments: 0

Low-Power Engineering talks with Apache Design's Vic Kulkarni, Tensilica's Grant Martin, Cadence's Mike Meyer, Calypto's Shawn McCloud and Forte Design's Brett Cline about the need for a higher level of abstraction to optimize power in ICs. [youtube vid=gpWacAhMYgo] » read more

Considerations For Choosing The Right Low-Power Tools

By Ed Sperling - 15 Oct, 2009 - Comments: 0

By Cheryl Ajluni Regardless of what you are designing these days, one fact holds true: Your design is only as good as the design tools you use. Gone are the days when a design could be done on the back of napkin. Today, engineers require a complex ecosystem of interworking tools to guide them through the complex design flow. This is especially true when it comes to low-power design, as i... » read more

ESL: Reality, Or A Pigment Of Your Fig Neuton?

By Various Writers - 31 Jul, 2009 - Comments: 0

By Clive "Max" Maxfield One of the questions I am often asked is: "Who's really using ESL tools such as modeling and are there any hiccups in the flow?" Another common question is: "What actually is ESL?" Perhaps we should address the latter question first. To some folks, ESL (electronic system level) means designing at a very high level of abstraction prior to making any hardware-softwar... » read more

Formal Verification 101

By Various Writers - 27 May, 2009 - Comments: 0

By Clive "Max" Maxfield The first time I came into contact with the concepts of a digital hardware description language (HDL) and digital logic simulation, I inherently understood how it all "worked." The idea that the statements in the modeling language acted in a concurrent manner just seemed to make sense. By comparison, trying to wrap my brain around formal verification has always mad... » read more

Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: Calypto

Roundtable: ESL Grows As Processes Shrink

Step Away From the Spreadsheet

Experts At The Table: Managing Power At Higher Levels Of Abstraction

Experts At The Table: Managing Power At Higher Levels Of Abstraction

Experts At The Table: Managing Power At Higher Levels Of Abstraction

Using High-Level Synthesis To Manage Power

Considerations For Choosing The Right Low-Power Tools

ESL: Reality, Or A Pigment Of Your Fig Neuton?

Formal Verification 101