User Defined Fault Models

By Various Writers - 08 Aug, 2013 - Comments: 0

This white paper describes the functionality of user defined fault models (UDFM), including gate exhaustive UDFM and cell-aware UDFM, and the effectiveness of lowering DPM in devices. To achieve today's quality and defect-per-million (DPM) goals, high-quality testing must achieve very high defect coverage. Testing today typically consists of generating test patterns based on multiple fault m... » read more

Design For Reliability

How long a chip is supposed to function raises questions design teams need to think about, including how much they trust aging models.

by Brian Bailey

FeFETs Bring Promise And Challenges

New technology could have an impact on NVM, in-memory processing, and neuromorphic computing.

by Bryon Moyer

HBM Takes On A Much Bigger Role

High-bandwidth memory may be a significant gateway technology that allows the industry to make a controlled transition to true 3D design and assembly.

by Brian Bailey

Many Chiplet Challenges Ahead

Assembling systems from physical IP is gaining mindshare, but there are technical, business and logistical issues that need to be resolved before this will work.

by Brian Bailey