tag: DVCon

UPF-Friendly RTL

By Bernard Murphy - 13 Mar, 2014 - Comments: 0

On a recent customer visit, we were introduced to a new term – new to us at least – “UPF-friendly RTL”. While I hadn’t heard the term, I have been going on about the concept for some time – to the point, no doubt, of becoming terminally boring. We’ve had several customers quietly doing this for years, but now I’m starting to hear it from more customers, and from 1801 committee m... » read more

Big Shift In SoC Verification

By Ed Sperling - 06 Mar, 2014 - Comments: 5

Semiconductor Engineering sat down to discuss software-driven verification with Ken Knowlson, principal engineer at Intel; Mark Olen, product manager for the Design Verification Technology Division of Mentor Graphics; Steve Chappell, senior manager for CAE technology and verification at Synopsys; Frank Schirrmeister, group director for product marketing of the System Development Suite at Cadenc... » read more

Newer posts →

Trending Articles

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Defining The Chiplet Socket

The industry may have started with the wrong approach for enabling a third-party chiplet ecosystem, but who will step in and fix it?

by Brian Bailey

Increasing Roles For Robotics In Fabs

AI and robotics are taking on bigger, more complex, and increasingly autonomous tasks, but integration with existing equipment and processes remains a formidable challenge.

by Gregory Haley

New AI Processors Architectures Balance Speed With Efficiency

Hot Chips 24: Large language models ratchet up pressure for sustainable computing and heterogeneous integration; data management becomes key differentiator.

Knowledge Centers
Entities, people and technologies explored

Related Articles

Startup Funding: Q2 2024

Big rounds for AI chips; 91 startups raise $2.6 billion.

by Jesse Allen

Chip Aging Becoming Key Factor In Data Center Economics

Rising thermal density, higher compute demands, and more custom devices can impact processing at multiple levels.

by Ann Mutschler

CPU Performance Bottlenecks Limit Parallel Processing Speedups

Hardware optimizations and well-thought-out software architectures can help, but only incrementally.

by Bryon Moyer

When To Expect Domain-Specific AI Chips

With the intended application evolving faster than silicon can be developed, optimizing hardware becomes a delicate balance.

by Brian Bailey

Fantastical Creatures

Why HLS is critical for determining which type of processors to use.

by Russell Klein

IC Industry’s Growing Role In Sustainability

Addressing energy consumption has become a requirement as AI takes root, but it requires changes across the entire ecosystem.

by Ann Mutschler

Heat-Related Issues Impact Reliability In Advanced IC Designs

Retaining data in memories and processors becomes more difficult as temperatures rise in advanced packages and under heavy workloads.

by Ann Mutschler

Temperature: A Growing Concern For Chip Security Experts

It used to be a lab-based threat, but heat is emerging as a real attack vector.

by Adam Kovac

About

Navigation

Connect With Us

Facebook
Twitter @semiEngineering
LinkedIn
YouTube

Copyright ©2013-2024 SMG | Terms of Service | Privacy Policy