Verification is fundamentally comparing two models, each derived independently, to find out if there are any different behaviors expressed between the two models. One of those models represents the intended design, and the other is part of the testbench.
In an ideal flow, the design model would be derived from the specification, and each stage of the design process would be adding other deta...
» read more
