Are Value And Security Needs Misaligned In The IoT?

By Frank Schirrmeister - 27 Feb, 2014 - Comments: 0

Today’s keynote given by Green Hills Software CTO David Kleidermacher here at Embedded World in Nuremberg continued on the security thread from last year and was—interestingly enough—titled like a blog post I wrote about the Amphion Forum in late 2012: “Securing the Internet of Things”. Unfortunately, security has not become less scary. In fact, it’s the opposite. David started h... » read more

Experts At The Table: Hardware-Software Co-Design

By Ed Sperling - 11 May, 2012 - Comments: 0

By Ed Sperling System-Level Design sat down to discuss hardware-software co-design with Frank Schirrmeister, group marketing director for Cadence’s System and Software Realization Group; Shabtay Matalon, ESL market development manager at Mentor Graphics; Kurt Shuler, vice president of marketing at Arteris; Narendra Konda, director of hardware engineering at Nvdia; and Jack Greenbaum, direct... » read more

Experts At The Table: Hardware-Software Co-Design

By Ed Sperling - 04 May, 2012 - Comments: 0

Experts At The Table: Hardware-Software Co-Design

By Ed Sperling - 26 Apr, 2012 - Comments: 0

Roundtable: Bridging Hardware And Software

By Ed Sperling - 25 Apr, 2012 - Comments: 0

System-Level Design talks about where the problems are with hardware-software co-design and how much progress we've made with Narendra Konda of Nvidia, Frank Schirrmeister of Cadence, Shabtay Matalon of Mentor Graphics, Kurt Shuler of Arteris and Jack Greenbaum of Green HIlls Software. [youtube vid=EOUPsDOYGq8] » read more

Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: Green Hills Software

Are Value And Security Needs Misaligned In The IoT?

Experts At The Table: Hardware-Software Co-Design

Experts At The Table: Hardware-Software Co-Design

Experts At The Table: Hardware-Software Co-Design

Roundtable: Bridging Hardware And Software