Week In Review: Manufacturing, Test

By Mark LaPedus - 11 Mar, 2022 - Comments: 0

Chipmakers and OEMs Apple has rolled out its most powerful processor, dubbed the M1 Ultra, a multi-die chip that incorporates the company's new packaging technology. The M1 Ultra is incorporated in Apple’s new Mac Studio desktop. M1 Ultra features a 20-core CPU, a 64-core GPU, and a 32-core Neural Engine. The M1 Ultra also features UltraFusion, Apple’s new packaging architecture. M1 Ult... » read more

Week In Review: Manufacturing, Test

By Mark LaPedus - 09 Jul, 2021 - Comments: 0

Chipmakers and OEMs China has been working on compound semiconductors, such as gallium-nitride (GaN) and silicon carbide (SiC). Now, a China-backed company has taken a big step in the SiC and related markets. Chip supplier Nexperia, a subsidiary of China’s Wingtech Technology, has acquired Newport Wafer Fab (NWF), a U.K.-based manufacture of power and compound semiconductors, including Si... » read more

Week In Review: Manufacturing, Test

By Mark LaPedus - 02 Jul, 2020 - Comments: 0

Fab tools, packaging/test VLSI Research has released its 200mm wafer fab equipment (WFE) market share figures for 2019. The top three suppliers--Applied Materials, TEL, and ASML—saw growth in the 2019 200mm WFE business. Lam Research was in fourth place, followed by KLA and Canon. In total, 200mm wafer fab equipment sales were $3.6 billion in 2019, declining 5% from 2018, according to the fi... » read more

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

by Bryon Moyer

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

New AI Processors Architectures Balance Speed With Efficiency

Hot Chips 24: Large language models ratchet up pressure for sustainable computing and heterogeneous integration; data management becomes key differentiator.

by Ed Sperling

tag: II‐VI

Week In Review: Manufacturing, Test

Week In Review: Manufacturing, Test

Week In Review: Manufacturing, Test

Trending Articles

NAND Flash Targets 1,000 Layers

One Chip Vs. Many Chiplets

FOPLP Gains Traction in Advanced Semiconductor Packaging

HBM Options Increase As AI Demand Soars

Asia Government Funding Surges

Knowledge Centers
Entities, people and technologies explored