tag: Infinite Graphics

The Week In Review: Manufacturing

By Mark LaPedus - 04 Nov, 2016 - Comments: 0

Samsung Austin Semiconductor plans to invest more than $1 billion in its fab in Austin, Texas. Today, the fab continues to ramp up the company’s 14nm finFET technology. At the same time, Samsung is expanding its advanced finFET foundry process technology offerings with its fourth-generation 14nm process (14LPU) and its third-generation 10nm technology (10LPU). Graphcore is developing a so-... » read more

Trending Articles

Aging Problems At 5nm And Below

Semiconductor aging has moved from being a foundry issue to a user problem. As we get to 5nm and below, vectorless methodologies become too inaccurate.

by Brian Bailey

China Speeds Up Advanced Chip Development

Efforts underway to develop 7nm, DRAM, 3D NAND, and EUV domestically as trade war escalates.

by Mark LaPedus

The Next Advanced Packages

New approaches aim for better performance, more flexibility — and for some, lower cost.

by Mark LaPedus

Interconnect Challenges Grow, Tools Lag

More data, smaller devices are hitting the limits of current technology. The fix may be expensive.

by Brian Bailey

Improving Reliability For GaN And SiC

Why these chips are gaining ground, and what still needs to be addressed.

by Mark LaPedus

Knowledge Centers
Entities, people and technologies explored

Related Articles

Aging Problems At 5nm And Below

Semiconductor aging has moved from being a foundry issue to a user problem. As we get to 5nm and below, vectorless methodologies become too inaccurate.

by Brian Bailey

Why It’s So Hard To Create New Processors

Many companies are interested in developing their own processors, following the success of RISC-V, but verification is a daunting challenge.

by Brian Bailey

China Speeds Up Advanced Chip Development

Efforts underway to develop 7nm, DRAM, 3D NAND, and EUV domestically as trade war escalates.

by Mark LaPedus

Making Chips At 3nm And Beyond

Lots of new technologies, problems and uncertainty as device scaling continues.

by Mark LaPedus and Ed Sperling

Improving EUV Process Efficiency

New materials and equipment could have a significant impact on both cost and speed.

by Mark LaPedus

Memory Issues For AI Edge Chips

In-memory computing becomes critical, but which memory and at what process node?

by Mark LaPedus

EUV’s Uncertain Future At 3nm And Below

Manufacturing chips at future nodes is possible from a technology standpoint, but that’s not the only consideration.

by Mark LaPedus

Metrology Challenges For Gate-All-Around

Why future nodes will require new equipment and approaches.

by Mark LaPedus

About

Navigation

Connect With Us

Facebook
Twitter @semiEngineering
LinkedIn
YouTube

Copyright ©2013-2020 SMG | Terms of Service | Privacy Policy