Week In Review: Manufacturing, Test

By Mark LaPedus - 13 Dec, 2019 - Comments: 0

Chipmakers and OEMs TrendForce has released its projected foundry rankings for the fourth quarter of 2019. TSMC remains in first place, followed by Samsung, GlobalFoundries and UMC, according to the firm. “TrendForce projects the foundry industry’s 4Q19 revenue performance to exceed previous expectations,” according to the firm. “Nonetheless, the ongoing U.S-China trade war and uncerta... » read more

Week in Review: IoT, Security and Automotive

By Susan Rambo - 13 Dec, 2019 - Comments: 0

Internet of Things Western Digital Corp. and Codasip are working together on Western Digital’s SweRV Core EH1, which is a RISC-V core with a 32-bit, dual superscalar, 9-stage pipeline architecture. The core, launched earlier this is aimed at embedded devices supporting data-intensive edge applications, such as storage controllers, industrial IoT, real-time analytics in surveillance systems, ... » read more

System-in-Package For Heterogeneous Designs

By Paul McLellan - 12 Dec, 2019 - Comments: 1

System integration is increasingly being done using 3D packaging technologies rather than integrating everything onto a huge SoC. One motivation is the ability to not just to split up a design in a single process, but to package die from different processes. Sometimes there are economic reasons. Several presentations at HOT CHIPS had a partition of the design into the processor itself, and a... » read more

Where Is The Edge AI Market And Ecosystem Headed?

By Geoff Tate - 05 Dec, 2019 - Comments: 1

Until recently, most AI was in datacenters and most was training. Things are changing quickly. Projections are AI sales will grow rapidly to $10s of billions by the mid 2020s, with most of the growth in Edge AI Inference. Edge inference applications Where is the Edge Inference market today? Let’s look at the markets from highest throughput to lowest. Edge Servers Recently Nvidia annou... » read more

Multi-Patterning EUV Vs. High-NA EUV

By Mark LaPedus - 04 Dec, 2019 - Comments: 4

Foundries are finally in production with EUV lithography at 7nm, but chip customers must now decide whether to implement their next designs using EUV-based multiple patterning at 5nm/3nm or wait for a new single-patterning EUV system at 3nm and beyond. This scenario revolves around ASML’s current extreme ultraviolet (EUV) lithography tool (NXE:3400C) versus a completely new EUV system with... » read more

Week In Review: Design, Low Power

By Jesse Allen - 29 Nov, 2019 - Comments: 0

Aldec launched the HES-MPF500-M2S150 Development Kit for early co-development and co-verification of hardware and software for FPGA-based embedded systems that will use devices from either or both of Microchip’s PolarFire or SmartFusion2 families. The HES-MPF500-M2S150 Development Kit features Microchip’s low power PolarFire MPF500T FCG1152 FPGA, which has 481k logic elements, 1480 math blo... » read more

Week In Review: Manufacturing, Test

By Mark LaPedus - 22 Nov, 2019 - Comments: 0

Chipmakers For some time, Intel has experienced supply constraints and shortages for its 14nm chip products. Apparently, the company is still having issues with both 14nm and 10nm. “Despite our best efforts, we have not yet resolved this challenge,” according to a statement from Michelle Johnston Holthaus, executive vice president and general manager of the Sales, Marketing and Communicati... » read more

Planning For Panel-Level Fan-out

By Mark LaPedus - 21 Nov, 2019 - Comments: 0

Several companies are developing or ramping up panel-level fan-out packaging as a way to reduce the cost of advanced packaging. Wafer-level fan-out is one of several advanced packaging types where a package can incorporate dies, MEMS and passives in an IC package. This approach has been in production for years, and is produced in a round wafer format in 200mm or 300mm wafer sizes. Fan-out... » read more

Week in Review: IoT, Security, Automotive

By Susan Rambo - 15 Nov, 2019 - Comments: 0

Connectivity, 5G Rambus has revealed a PCI Express 5.0 interface on advanced 7nm finFET process node for heterogenous computing aimed at performance-intensive uses, such as AI, data center, HPC, storage and 400GbE networking. With a PHY and a digital controller core recently acquired Northwest Logic, the interface has 32 GT/s (gigatransfers per second) bandwidth per lane with 128 GB/s bandwidt... » read more

Week In Review: Manufacturing, Test

By Mark LaPedus - 08 Nov, 2019 - Comments: 0

Chipmakers The IC industry once had several leading-edge vendors that invested and built new fabs. But over time, the field has narrowed due to soaring costs and a dwindling customer base. In 1994, the share of semiconductor industry capital spending held by the top five companies was 25%, according to IC Insights. This meant that a number of companies invested and built new fabs during the... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

Legacy Process Nodes Going Strong

The critical, and growing, significance of mature node chips and processes.

by Bryon Moyer

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: Intel

Week In Review: Manufacturing, Test

Week in Review: IoT, Security and Automotive

System-in-Package For Heterogeneous Designs

Where Is The Edge AI Market And Ecosystem Headed?

Multi-Patterning EUV Vs. High-NA EUV

Week In Review: Design, Low Power

Week In Review: Manufacturing, Test

Planning For Panel-Level Fan-out

Week in Review: IoT, Security, Automotive

Week In Review: Manufacturing, Test

Trending Articles

Hybrid Bonding Makes Strides Toward Manufacturability

Americas Chip Funding Energizes Industry

Advanced Packaging Driving New Collaboration Across Supply Chain

Chiplets Make Progress Using Interconnects As Glue

2D Semiconductors Make Progress, But So Does Silicon

Knowledge Centers
Entities, people and technologies explored