Large digital integrated circuits are becoming harder to test in a time- and cost-efficient manner.
AI chips, in particular, have tiled architectures that are putting pressure on older testing strategies due to the volume of test vectors required. In some cases, these chips are so large that they exceed reticle size, requiring them to be stitched together. New testing efficiencies are needed...
» read more
