Week In Review: Manufacturing, Test

By Mark LaPedus - 01 Oct, 2021 - Comments: 0

Market research For some time, the semiconductor industry has experienced acute shortages. The automotive industry has suffered the most. When will this all end? “Shortages have become more acute for many products in the near term because the growth in demand is greater than the increase in wafer and packaging capacity that was anticipated by the foundry and semiconductor vendors. To date... » read more

Week In Review: Manufacturing, Test

By Mark LaPedus - 27 Aug, 2021 - Comments: 0

Chipmakers, OEMs Reports have surfaced that TSMC has delayed its 3nm process. But TSMC says the technology remains on track. Volume production for TSMC’s 3nm is still scheduled for the second half of 2022. On the flip side, there is speculation that TSMC may increase its wafer prices by up to 20%, according to a report from the Taipei Times. Here's another report. This is due to chip shortag... » read more

Week In Review: Manufacturing, Test

By Mark LaPedus - 29 Jan, 2021 - Comments: 0

Packaging and test Intel has invested an additional $475 million in its chip assembly and test manufacturing facility in the Saigon Hi-Tech Park (SHTP) in Vietnam. This takes Intel’s total investment in the Vietnam facility to $1.5 billion. The site assembles and tests Intel’s 5G products and processors. TSMC recently announced a huge increase in capital spending for 2021. A large perce... » read more

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: LMC

Week In Review: Manufacturing, Test

Week In Review: Manufacturing, Test

Week In Review: Manufacturing, Test