A technical paper titled “Constable: Improving Performance and Power Efficiency by Safely Eliminating Load Instruction Execution” was published by researchers at ETH Zürich and Intel Corporation. This paper earned the Best Paper Award in the International Symposium on Computer Architecture (ISCA).
Abstract:
"Load instructions often limit instruction-level parallelism (ILP) in modern pr...
» read more
