One of the key technologies to enable scaling below 3nm involves delivering of power on the backside of a chip. This novel approach enhances signal integrity and reduces routing congestion, but it also creates some new challenges for which today there are no simple solutions.
Backside power delivery (BPD) eliminates the need to share interconnect resources between signal and power lines on t...
» read more
