A technical paper titled “Parendi: Thousand-Way Parallel RTL Simulation” was published by researchers at EPFL.
Abstract:
"Hardware development relies on simulations, particularly cycle-accurate RTL (Register Transfer Level) simulations, which consume significant time. As single-processor performance grows only slowly, conventional, single-threaded RTL simulation is becoming less practical...
» read more
