Going to the next node has been the most effective way to reduce power, but that is no longer true or desirable for a growing percentage of the semiconductor industry. So the big question now is how to reduce power while maintaining the same node size.
After understanding how the power is used, both chip designers and fabs have techniques available to reduce power consumption. Fabs are makin...
» read more
