Week In Review: Design, Low Power

By Jesse Allen - 11 Nov, 2022 - Comments: 0

Chip design Fraunhofer IIS/EAS implemented the Bunch of Wires (BoW) standard-based interface IP from the Open Compute Project (OCP) on Samsung's 5nm technology. The effort is intended to make chiplets more feasible for products with small and medium-sized production runs and determine the need for additional uniform standards in the future, such as for die-to-die bonding. “As part of t... » read more

Using AI To Speed Up Edge Computing

By John Koon - 19 Jul, 2022 - Comments: 0

AI is being designed into a growing number of chips and systems at the edge, where it is being used to speed up the processing of massive amounts of data, and to reduce power by partitioning and prioritization. That, in turn, allows systems to act upon that data more rapidly. Processing data at the edge rather than in the cloud provides a number of well-documented benefits. Because the physi... » read more

Startup Funding: March 2022

By Jesse Allen - 04 Apr, 2022 - Comments: 0

Semiconductor manufacturing, test, and inspection equipment startups did well in March. Investors funded a wide variety of equipment companies, including test equipment, materials handling, and those that make parts and components. In the manufacturing space, several companies developing manufacturing execution systems received funding, as well as a startup trying to prevent counterfeit parts f... » read more

Microelectronics And The AI Revolution

By Frank Schirrmeister - 23 Sep, 2021 - Comments: 0

It is no secret that artificial intelligence and machine learning (AI/ML) are critical drivers for growth in electronics, and particularly, for semiconductors. The recent AI Hardware Summit showcased trends in AI/ML, both in enabling and using it in various application domains, including EDA. As part of the summit, Imec had organized a panel on “Advanced Microelectronics Technologies Driving ... » read more

Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

by Bryon Moyer

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

tag: Quadric

Week In Review: Design, Low Power

Using AI To Speed Up Edge Computing

Startup Funding: March 2022

Microelectronics And The AI Revolution

Trending Articles

Baby Steps Toward 3D DRAM

What’s Next For Through-Silicon Vias

Chip Industry Week in Review

Strain, Stress In Advanced Packages Drives New Design Approaches

Navigating Increased Complexity In Advanced Packaging

Knowledge Centers
Entities, people and technologies explored