By Chris Kwok, Priya Viswanathan, and Ping Yeung
Reset architectures are notoriously complex and difficult to verify. Today’s SoCs contain highly complex reset distributions and synchronization circuitry. Often, reset trees can be larger than clock trees and have many of the same potential issues.
Verifying that a design can be correctly reset under all modes of operation presents signi...
» read more
