Manufacturing Bits: Feb. 5

By Mark LaPedus - 05 Feb, 2019 - Comments: 1

Multi-beam litho shakeout The multi-beam e-beam market for lithography applications continues to undergo a shakeout amid technical roadblocks and other issues. Last week, ASML announced that it had acquired the intellectual-property (IP) assets of Mapper Lithography, a Dutch supplier of multi-beam e-beam tools for lithography applications that fell into bankruptcy late last year. As it t... » read more

What Happened To Next-Gen Lithography?

By Mark LaPedus - 03 Sep, 2014 - Comments: 2

Chipmakers continue to march down the process technology curve. Using today’s optical lithography and multiple patterning, the semiconductor industry is scaling its leading-edge devices far beyond what was once considered possible. The question is how far can the industry extend 193nm immersion [getkc id="80" comment="lithography"] and multiple patterning before these technologies become t... » read more

Manufacturing Bits: July 15

By Mark LaPedus - 15 Jul, 2014 - Comments: 0

Multi-beam hits milestone Mapper Lithography has reached a major milestone in its ongoing push to bring multi-beam, direct-write lithography into the mainstream. The Dutch-based company recently installed its initial pre-production tool at CEA-Leti, a French-based R&D organization. The tool, dubbed Matrix 1.1, is a multi-beam, e-beam system for direct-write applications. During the r... » read more

The Week In Review: Manufacturing

By Mark LaPedus - 11 Jul, 2014 - Comments: 0

As feature sizes continue to shrink and new device architectures are introduced, the IC industry will require new breakthroughs. In fact, feature dimensions will soon have tolerances that are on the order of a few atoms. For the most advanced structures, conventional plasma etch and deposition processes are unable to meet these requirements. As a result, the industry will require tools th... » read more

Knowledge Centers
Entities, people and technologies explored

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

Legacy Process Nodes Going Strong

The critical, and growing, significance of mature node chips and processes.

by Bryon Moyer

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: Rusnano

Manufacturing Bits: Feb. 5

What Happened To Next-Gen Lithography?

Manufacturing Bits: July 15

The Week In Review: Manufacturing

Trending Articles

Hybrid Bonding Makes Strides Toward Manufacturability

Americas Chip Funding Energizes Industry

Advanced Packaging Driving New Collaboration Across Supply Chain

Chiplets Make Progress Using Interconnects As Glue

2D Semiconductors Make Progress, But So Does Silicon

Knowledge Centers
Entities, people and technologies explored