Reducing Risk In The Semiconductor Supply Chain


Companies that were hit with chip shortages during the pandemic are changing their strategies to prevent future problems, deploying a combination of supply chain mapping, second sourcing, and digital transformation. Those shortages caused a $200 billion loss for automotive manufacturers, and the disruptions were far more widespread, in many cases lasting for years. Companies of all sorts wer... » read more

Sparking Climate Action With Earth Month Lightning Talks


In the age of rapidly advancing technology and global connectivity, it’s essential to recognize the impact of our actions on the planet. As industries evolve, so must our commitment to sustainability and environmental stewardship. In this spirit, the Climate Equity and Social Impact (CESI) working group, part of the SEMI Sustainability Initiative, last month hosted the semiconductor industry... » read more

Veterans Could Close The Semi Industry’s Workforce Gap


Veterans are beginning to form a valuable talent pool for advanced manufacturing and chip-sector positions, helping to fill the current and projected future gap in qualified workers as new fabs come online, and adding discipline and skills that are difficult to find otherwise. The job opportunities are many, and so are the possible job paths. In some cases, veterans are looking to make a qui... » read more

Blog Review: May 22


Cadence's Sree Parvathy introduces Verilog-A, a high-level language that uses modules to describe the structure and behavior of analog systems and enables the top-down system to be defined before the actual transistor circuits are assembled. Siemens' Keith Felton suggests the process of package substrate design is improved by leveraging the collective expertise of multiple design domain spec... » read more

Chip Industry Week In Review


President Biden will raise the tariff rate on Chinese semiconductors from 25% to 50% by 2025, among other measures to protect U.S. businesses from China’s trade practices. Also, as part of President Biden’s AI Executive Order, the Administration released steps to protect workers from AI risks, including human oversight of systems and transparency about what systems are being used. Intel ... » read more

Blog Review: May 15


Cadence's Anika Sunda suggests that RISC-V has opened numerous doors for innovation and believes EDA tools can help bridge the knowledge gap and foster a growing community of RISC-V developers. Synopsys' Alessandra Costa chats with industry experts about challenges facing analog design, what's needed for multi-die designs, and the potential of AI. Siemens' Bill Ji explains why understandi... » read more

Chip Industry Week In Review


Synopsys refocused its security priorities around chips, striking a deal to sell off its Software Integrity Group subsidiary to private equity firms Clearlake Capital Group and Francisco Partners for about $2.1 billion. That deal comes on the heels of Synopsys' recent acquisition of Intrinsic ID, which develops physical unclonable function IP. Sassine Ghazi, Synopsys' president and CEO, said in... » read more

Blog Review: May 8


Synopsys' Manuel Mota and Michael Posner look to UCIe as a complete stack for the die-to-die interconnect in multi-die chip designs, finding it can help maintain latency while reducing power and enhancing performance along with providing assurance of interoperability. Cadence's Durlov Khan highlights the Octal SPI interface for serial NAND flash, which enables 8-bit wide high bandwidth synch... » read more

Chip Industry Week In Review


Samsung and Synopsys collaborated on the first production tapeout of a high-performance mobile SoC design, including CPUs and GPUs, using the Synopsys.ai EDA suite on Samsung Foundry's gate-all-around (GAA) process. Samsung plans to begin mass production of 2nm process GAA chips in 2025, reports BusinessKorea. UMC developed the first radio frequency silicon on insulator (RF-SOI)-based 3D IC ... » read more

Blog Review: May 1


Cadence's Vatsal Patel stresses the importance of having testing and training capabilities for high-bandwidth memory to prevent the entire SoC from becoming useless and points to key HBM DRAM test instructions through IEEE 1500. In a podcast, Siemens' Stephen V. Chavez chats with Anaya Vardya of American Standard Circuits about the growing significance of high density interconnect and Ultra ... » read more

← Older posts Newer posts →