By Ed Sperling
Ratcheting down the voltage in an SoC design seems like the simplest way to reduce power consumption, but it doesn’t always work out that way. In fact, reducing voltage can have some rather strange and unexpected effects at all levels of chip design, including testing and debugging.
The problem is that not all parts of the chip work the same way without a minimum am...
» read more
