The infrastructure for much of the chip verification being done today is looking dated and limited in scope. Design has migrated to new methodologies, standards and tools that are being introduced to deal with heterogeneous integration, more customization, and increased complexity.
Verification methodologies started appearing soon after the release of SystemVerilog. Initially they were inten...
» read more
