When to use formal verification and why it isn’t restricted to small parts of a design.
Praveen Tiwari, senior R&D manager for verification at Synopsys, talks with Semiconductor Engineering about when to use formal verification, why it isn’t limited to small parts of the design, how to reduce complexity, bounded proofs, and bug hunting.
 |
 |
 |
 |
 |
 |
 |
 |
 |  |
Leave a Reply