The Rambus GDDR6 PHY IP Core

How GDDR6 can address increased bandwidth demands across multiple vertical markets.


The JEDEC-compliant Rambus GDDR6 PHY IP Core is optimized for systems that require low-latency and high-bandwidth GDDR6 memory solutions. Available on leading FinFET process nodes, the PHY interface supports two independent channels, with each supporting 16 bits for a total data width of 32 bits. In addition, the PHY supports speeds up to 16Gbps per pin, providing a maximum bandwidth of up to 64 GB/s.

To read more, click here.

Leave a Reply

(Note: This name will be displayed publicly)