Manufacturing, Packaging & Materials

Time For FD-SOI?

Soitec COO Paul Boudre discusses what will be the best solution for 20nm – fully depleted silicon on insulator or bulk 3D transistors? The answer will likely include both.

December 12th, 2011 - By: Ed Sperling

Paul Boudre, COO of Soitec, talks with Semiconductor Manufacturing & Design about why SOI has suddenly become so interesting in semiconductor manufacturing and how it will affect the move to FinFETs.

Ed Sperling

(all posts)
Ed Sperling is the editor in chief of Semiconductor Engineering.

Knowledge Centers
Entities, people and technologies explored

Why RISC-V Is Succeeding

Interest in this particular ISA is expanding, but the growth of other open-source hardware is less certain.

by Brian Bailey

Transistors Reach Tipping Point At 3nm

Nanosheets are likeliest option throughout this decade, with CFETs and other exotic structures possible after that.

by Mark LaPedus

Next-Gen 3D Chip/Packaging Race Begins

Hybrid bonding opens up whole new level of performance in packaging, but it’s not the only improvement.

by Mark LaPedus

Wafer Shortage Improvement In Sight For 300mm, But Not 200mm

Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.

by Adele Hars

What Causes Semiconductor Aging?

Why this is becoming a bigger issue, and what can be done to mitigate the effects.

by Bryon Moyer

Extending Copper Interconnects To 2nm

From low resistance vias to buried power rails, it takes multiple strategies to usher in 2nm chips.

by Laura Peters

Highly Selective Etch Rolls Out For Next-Gen Chips

Manufacturing 3D structures will require atomic-level control of what’s removed and what stays on a wafer.

by Mark LaPedus

More Options, Less Dark Silicon

Disaggregation and the wind-down of Moore’s Law have changed everything.

by Ed Sperling