Verification At 28nm And Beyond

New challenges grow at advanced geometries.


Low-Power Engineering looks at the challenges ahead in IC verification with Frank Schirrmeister of Synopsys, Ran Avinun of Cadence, Prakash Narain from Real Intent and Lauro Rizzatti from EVE.

Leave a Reply

(Note: This name will be displayed publicly)