December 2016 - Page 3 of 11 - Semiconductor Engineering


CEO Outlook: Chip Design 2017


After two consecutive flat to slightly down years, the semiconductor industry is poised for growth in 2017. Cowan this month predicted 4.7% growth in semiconductor sales in 2017, while World Semiconductor Trade Statistics (WSTS) put that figure at 3.3%. And last month, International Business Strategies (IBS) pegged the number at 4.6%, according to statistics compiled by the Global Semiconduc... » read more

FPGA VHDL Verification


By Espen Tallaksen This is actually possible – and with an average efficiency improvement of 20% to 50% for medium to high complexity FPGAs. Less for data path oriented designs and more for control or protocol oriented designs. At no extra cost. All that is required is that you do your testbench development the same way you do your design. Every single FPGA designer knows that a good to... » read more

All I Want For Christmas…


As I write this, we’re heading into the 2016 holiday season. December 21 is also the shortest day of the year, so I better get right to the point. 2016 has been a year of many surprises. The spectacular consolidation in the semiconductor industry has permanently altered the landscape.  It has created new, world-class capability and left a few gaps as well. 2.5D designs are finally moving ... » read more

What’s Missing In Advanced Packaging


Even though Moore's Law is running out of steam, there is still a need to increase functional density. Increasingly, this is being done with heterogeneous integration at the package or module level. This is proving harder than it looks. At this point there are no standardized methodologies, and tools often are retrofitted versions of existing tools that don't take into account the challenges... » read more

Tools For Heterogeneous System Development


System architects look to both heterogeneous and homogeneous computing when there are no other options available, but the current thinking is that a system-level software methodology could simplify the design, ease integration of various blocks, and potentially improve performance for less power. While the theory appears sound enough, implementing it has turned out to be harder than expected. ... » read more

Solving Einstein’s Riddle Using Formal Verification


Attention all Sherlockians in the semiconductor industry! OneSpin Solutions challenges you to take on Einstein’s Riddle Intelligence Test below and spend the holidays puzzling it out, using the brand of formal verification software of your choosing. Three remote-controlled flying drones will be awarded to the three fastest solutions to the riddle that execute correctly on OneSpin’s DV-Ve... » read more

Reflecting Back On 2016


Anyone can make a prediction, and sometimes the more outlandish they are the more they get noticed. But at the end of the year some people hit the mark while others may have been way off. Many people simply make projections based on the current trajectory of trends, while others look for the potential discontinuities that may lie ahead. Semiconductor Engineering examines the projections made... » read more

Expose Transistor-Level Yield Limiters With Cell-Aware Diagnosis


Cell-aware diagnosis is a new and effective method to perform transistor-level diagnosis to identify defects inside standard cells. It leverages fault models derived from analog simulation and uses a fail data collection and diagnosis flow identical to that of traditional diagnosis. Cell-aware diagnosis in Tessent Diagnosis is the result of over 10 years of research in cell-aware test and was d... » read more

Don’t Let Bad Apples Ruin Your Pie


The quality of a pie depends heavily on the ingredients you use. Do you use bleached white flour or organic multigrain flour? Do you use sugar or a carcinogenic artificial sweetener? Do you use Granny Smith apples, or Honeycrisp, or those funky apples that fell off the tree that’s in your neighborhood? Managing ingredients is crucial to your success. Suppose you’re not paying close atten... » read more

Blog Review: Dec. 21


Mentor's Jeff Miller and ARM's Nandan Nayampally contend that it's easier than ever to design custom SoCs. Cadence's Paul McLellan provides a basic primer on silicon photonics, from a presentation by Gilles Lamant. The US Department of Transportation is considering requiring the inclusion of vehicle-to-vehicle communication in new cars, says Synopsys' Robert Vamosi. Applied's Shekar Kr... » read more

← Older posts Newer posts →