Application and Verification of effective heat spreading angles on a multi-layer thermal design.
Abstract:
“When designing converters, the average junction temperature of the semiconductor is a frequently required estimate. Its analytical calculation requires the total thermal resistance of the cooling arrangement. Unfortunately, due to the complexity of the heat dissipation processes, an estimate of the thermal resistance is usually associated with low accuracy. To significantly improve the accuracy of the simple truncated cone model, effective heat spreading angles are derived and applied in this work, a published concept that allows the replication of the thermal resistance of an FE simulation. Simplicity and accuracy of the resulting model are demonstrated on the natural convection cooling design of a discrete surface-mount IGBT in a TO-263 package. The validation of the modeled total thermal resistance yields a relative error of 4% with respect to the measurement result.”
Find the technical paper link here.
R. Weiss, S. Rode, N. Schwingal, T. Barth and S. Bernet, “Application and Verification of Effective Heat Spreading Angles on a Multi-Layer Thermal Design,” PCIM Europe digital days 2021; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, 2021, pp. 1-8.
Date Added to IEEE Xplore: 02 July 2021
Increasing complexity, disaggregation, and continued feature shrinks add to problem; oversight is scant.
Academia, industry partnerships ramp to entice undergrads into hardware engineering.
Pitches continue to decrease, but new tooling and technologies are required.
Buried features and re-entrant geometries drive application-specific metrology solutions.
Issues involving design, manufacturing, packaging, and observability all need to be solved before this approach goes mainstream for many applications.
While terms often are used interchangeably, they are very different technologies with different challenges.
Technology and business issues mean it won’t replace EUV, but photonics, biotech and other markets provide plenty of room for growth.
Commercial chiplet marketplaces are still on the distant horizon, but companies are getting an early start with more limited partnerships.
Existing tools can be used for RISC-V, but they may not be the most effective or efficient. What else is needed?
How customization, complexity, and geopolitical tensions are upending the global status quo.
The industry is gaining ground in understanding how aging affects reliability, but more variables make it harder to fix.
Key pivot and innovation points in semiconductor manufacturing.
Tools become more specific for Si/SiGe stacks, 3D NAND, and bonded wafer pairs.
Leave a Reply