The International Test Conference will be held at the Disneyland resort hotel in Anaheim, Calif., from Nov. 4-9. One of the biggest concerns for the test engineering community is to account for the impact on test quality due to additional power management techniques implemented in deep submicron designs.
Elaborate power management strategies, such as voltage scaling, clock gating or power-ga...
» read more