Designing Immersive AR/VR Displays


Last month, we looked at how VESA (Video Electronics Standards Association) video compression codecs enable cutting-edge displays. Over the next couple of articles, we will take a closer look at some of the markets where VESA DSC (Display Stream Compression) and VDC-M (VESA Display Compression) compression offer significant benefits for designers working on display-based applications. Demand... » read more

Video Compression Enables Cutting-Edge Displays


Display technology has advanced in leaps and bounds. We can now create professional-quality video content on our mobiles, and our cars often have more displays than our living room. In recent years, electronics manufacturers have been using increasingly sophisticated display feature sets as a way of differentiating their products in the highly competitive consumer electronics market. Each new g... » read more

A Sea Change In Signaling With PCIe 6.0


PCI Express (PCIe) is one of those standards from the PC world, like Ethernet, that has proliferated far beyond its original application space. Thanks to its utility and economies of scale, PCIe has found a place in applications in IoT, automotive, test and measurement, medical, and more. As it has scaled, PCIe has pushed NRZ signaling to higher and higher levels reaching 32 gigatransfers per s... » read more

High-Performance SerDes Enable The 5G Wireless Edge


Investment at the core of the global internet is red hot. The number of hyperscale data centers jumped to 700 worldwide at the end of 2021, and with more than 300 in the pipeline, should rise to over 1000 by 20241. In the span of five years, total hyperscale data centers will have doubled. And as the raw number shoots up, more powerful compute and networking hardware is rapidly being deployed, ... » read more

ADAS: MIPI Is Key


Building on the enormous design and manufacturing base which made high-resolution, miniaturized digital cameras possible for mobile phones, the universe of MIPI applications has expanded to the automotive world. Today’s cars, particularly with the increasing sophistication of Advanced Driver Assistance Systems (ADAS), are brimming with cameras, sensors, and displays. Park assist, driver monit... » read more

It’s Official: HBM3 Dons The Crown Of Bandwidth King


With the publishing of the HBM3 update to the High Bandwidth Memory (HBM) standard, a new king of bandwidth is crowned. The torrid performance demands of advanced workloads, with AI/ML training leading the pack, drive the need for ever faster delivery of bits. Memory bandwidth is a critical enabler of computing performance, thus the need for the accelerated evolution of the standard with HBM3 r... » read more

Advancing Signaling Rates To 64 GT/s With PCI Express 6.0


From the introduction of PCI Express 3.0 (PCIe 3.0) in 2010 onward, each new generation of the standard has offered double the signaling rate of its predecessor. PCIe 3.0 saw a significant change to the protocol with the move from 8b/10b to highly efficient 128b/130b encoding. The PCIe 6.0 specification, now officially released, doubles the signaling rate to 64 gigatransfers per second (GT/s) a... » read more

Scaling DDR5 RDIMMs To 5600 MT/s


Looking forward to 2022, the first of the DDR5-based servers will hit the market with RDIMMs running at 4800 megatransfers per second (MT/s). This is a 50% increase in data rate over top-end 3200 MT/s DDR4 RDIMMs in current high-performance servers. DDR5 memory incorporates a number of innovations, such as Decision Feedback Equalization (DFE), and a new DIMM architecture which enable that speed... » read more

MIPI On Wheels: Enabling ADAS Applications


Formed in 2003, the Mobile Industry Processor Interface (MIPI) Alliance brought together leading system and chip companies to provide standards for the essential video interface technologies for cameras and displays in phones. Over the years, the alliance has expanded its scope to publish specifications covering physical layer, multimedia, chip-to-chip and inter-processor communications (IPC), ... » read more

Latency Considerations Of IDE Deployment On CXL Interconnects


Certain applications and hardware types – emerging memory, artificial intelligence/machine learning (AI/ML), and cloud servers, to name a few – can realize significant performance advantages when a low latency interface is employed. However, traditional interconnects like PCI Express (PCIe) often do not offer low enough latencies required to optimize these applications. In response, the Com... » read more

← Older posts Newer posts →