category: Silicon Lifecycle Management

category: IoT, Security & Automotive

Choosing The Right Server Interface Architectures For High Performance Computing
By Jerry Lotto - 12 Apr, 2022 - Comments: 0

The largest bulk and cost of a modern high-performance computing (HPC) installation involves the acquisition or provisioning of many identical systems, interconnected by one or more networks, typically Ethernet and/or InfiniBand. Most HPC experts know that there are many choices between different server manufacturers and the options of form factor, CPU, RAM configuration, out of band management... » read more

A Practical Approach To DFT For Large SoCs And AI Architectures, Part II
By Rahul Singhal - 08 Mar, 2022 - Comments: 0

By Rahul Singhal and Giri Podichetty Part I of this article discusses the design-for-test (DFT) challenges of AI designs and strategies to address them at the die level. This part focuses on the test requirements of AI chips that integrate multiple dies and memories on the same package. Why 2.5D/3D chiplet-based designs for AI SoCs? Many semiconductor companies are adopting chiplet-based d... » read more

Is A Guestimate Good Enough For Obtaining Failure Mode Distribution?
By Jamileh Davoudi - 08 Feb, 2022 - Comments: 0

SoCs targeting automotive applications are required to meet certain safety and quality standards as described in ISO 26262. A quantitative approach to safety analysis involves performing Failure Mode Effects and Diagnostic Analysis (FMEDA). FMEDA is a systematic quantitative analysis technique to obtain subsystem/product level failure rates, failure modes and diagnostic capabilities of systemat... » read more

A Practical Approach To DFT For Large SoCs And AI Architectures, Part I
By Rahul Singhal - 11 Jan, 2022 - Comments: 0

The traditional processors designed for general-purpose applications struggle to meet the computing demands and power budgets of artificial intelligence (AI) or machine leaning (ML) applications. Several semiconductor design companies are now developing dedicated AI/ML accelerators that are optimized for specific workloads such that they deliver much higher processing capabilities with much low... » read more

Optimizing System Performance At Runtime
By Tomer Morad - 07 Dec, 2021 - Comments: 0

Silicon lifecycle management (SLM) is one of the hottest emerging topics in the semiconductor industry. Chip and system developers face relentless demands for ever greater performance, reliability, functional safety, and security along with lower power consumption and silicon cost. Key applications driving these demands include data centers, autonomous vehicles, complex consumer devices such as... » read more

Expanding Silicon Lifecycle Management To Real-Time System Performance Optimization
By Steve Pateras - 09 Nov, 2021 - Comments: 0

Semiconductor development is currently in one of its periodic crises, with many factors combining to require dramatically new technologies and methodologies. Chips continue to grow ever larger and more complex, with 3D IC devices adding another layer of challenges. Huge data centers, autonomous vehicles, and algorithms using artificial intelligence (AI) and machine learning (ML) drive a relentl... » read more

Don’t Let X Be A Problem For Logic BIST
By Rahul Singhal - 12 Oct, 2021 - Comments: 0

By Rahul Singhal and Giri Podichetty A failure in the operation of integrated circuits (ICs) or chips deployed in safety-critical applications such as automotive, medical, and aerospace could have catastrophic consequences. These failures could stem from defects in the chip that escaped manufacturing tests or from transient faults that can occur during system operation due to factors such as... » read more

SLM Is Changing The Complete Device Lifecycle Process
By Ramsay Allen - 13 Sep, 2021 - Comments: 0

Amit Sanghani, Vice President of Engineering, HW-Analytics and Test Group at Synopsys, discusses how Silicon Lifecycle Management (SLM) is changing the way we look at the complete device lifecycle process and how it can enable heightened levels of visibility in device performance, reliability and security. Learn how SLM is well placed to address the challenges that occur at every stage of cut... » read more

Power-Aware Test: Addressing Power Challenges In DFT And Test
By Rahul Singhal - 10 Aug, 2021 - Comments: 0

Integrated circuit (IC) sizes continue to grow as they meet the compute requirements of cutting-edge applications such as artificial intelligence (AI), autonomous driving, and data centers. As design sizes increase, the total power consumption of the chip also increases. While process node scaling reduces a transistor’s size and its operating-voltage, power scaling has not kept up with the si... » read more

Signal Connectivity Checks Are Not Just For Design-For-Test Teams
By Pawini Mahajan - 08 Jun, 2021 - Comments: 0

By Pawini Mahajan and Raja Koneru The complexity with system-on-chip (SoC) design continues to grow, creating greater complexity of the corresponding design-for-test (DFT) logic required for manufacturing tests. Design teams are challenged not only by high gate counts and the array of internally developed and third-party IP integrated into their designs: the need to achieve high-quality manu... » read more

← Older posts Newer posts →

  • Sponsors

About

Navigation

Connect With Us

Copyright ©2013-2024 SMG   |  Terms of Service  |  Privacy Policy