Bigger designs and aggressive power requirements has led to an explosion in the number of asynchronous clocks. Here are some solutions.
Driven by growing design sizes and complexities and aggressive power requirements, design and verification engineers are witnessing an explosion in the number of asynchronous clocks. Consequently, design and verification teams spend a huge amount of time verifying the correctness of asynchronous boundaries on the chip. The paper describes three methodologies to address this issue and the benefits of each.
To download this white paper, click here.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply