Errors in chiplets, automotive safety, processors become key targets.
For the better part of two decades, formal verification was considered too difficult to use in many designs and too slow for anything but narrow bug hunting. Much has changed recently. Ashish Darbari, CEO of Axiomise, explains why formal is now essential for finding deadlocks, security holes, and Xprop issues in mission-critical, safety-critical, and AI designs, and how that will apply to chiplets in the future.
 |
 |
 |
 |
 |
 |
 |
 |
 |  |
Leave a Reply