A case study on the use of highly configurable NoC tools that could generate NoC interconnect.
SCALINX, a fabless semiconductor company specializing in the design of system-on-chip (SoC) devices, was looking to develop a large, next-generation SoC integrating analog, digital, mixed-signal, and RF functionality.
Business Challenge
• Develop a large, next-generation SoC integrating analog, digital, mixed-signal, and RF functionality.
Design Challenges
• Ensure different portions of the design are cache-coherent or non-coherent while maintaining communication and sharing a common address space.
• Support hundreds of IPs employing a wide diversity of interfaces, including APB, AHB, AXI, and ACE.
• Manage tens of physical partitions and hundreds of clock domains.
Read more here about the solution that completed the front-end design in less time.
 |
 |
 |
 |
 |
 |
 |
 |
 |  |
Leave a Reply