Optimize performance, safety, and reliability in ADAS applications via a holistic design approach.
By Charles Qi, Sr. Design Engineering Architect, and Neil Robinson, Product Marketing Director, IP Group, Cadence
Today’s cars are a full-fledged electronic system on wheels, where every part is interrelated and must be designed, optimized, and verified simultaneously. As a result, it’s important to apply a holistic approach when developing automotive systems, taking into consideration the chip, the package, the board, the subsystem, and, ultimately, the whole vehicle.
As the automotive industry continues to develop more autonomous driving features and self-driving cars, automotive electronics will maintain an integral role in enabling these capabilities. Future vehicles will boast more integrated infotainment functions, sensor clusters, computer power, car-to-object (Car2X) communication technology, high-bandwidth Ethernet networks, and high-definition (HD) displays. While electronic components are enhancing the drive, government regulations are increasingly calling for automotive manufacturers to integrate redundant sensing and control systems with more cameras, radar, and other ADAS features into vehicles for increased safety and reliability.
Read more here.
Rising costs and gaps in equipment emerge as technology scales; new tools under development.
Explosion of data is forcing significant changes in where processing is done.
Experts at the Table, part 1: Shrinking features isn’t enough anymore. The big challenge now is how to achieve economies of scale and minimize complex integration issues.
2019 will be a year of change for the semiconductor industry as new fields drive technological advancements.
This new communications standard could transform architectural decisions across the industry, but not right away and not necessarily in obvious ways.
What hoops will designers have to jump through to avoid concurrency bugs?
Why managing power is becoming more difficult, more critical, and much more expensive.
Analog circuitry stopped following Moore’s Law a long time ago, but that hasn’t always helped.
Is it possible to reduce the power consumed by memory by 50%? Yes, but it requires work in the memory and at the architecture level.
Can mixed-signal architectures boost artificial intelligence performance using less power?
When going to a smaller node is no longer an option, how do you get better power performance? Several techniques are possible.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply