Systems & Design

Easing Heterogeneous Cache Coherent SoC Design Using Arteris’ Ncore Interconnect IP

How to design processors that fully support coherency between different elements.


Heterogeneous processing has become a hallmark of mobile SoCs, but designing cache coherency across these diverse processing elements can be difficult. Standard on-chip interfaces and network-on-a-chip (NoC) technology are the first step, giving architects IP to efficiently connect compute processing elements as different as CPUs, GPUs, and DSPs. Hardware IP to enable coherent communication between different types of compute engines is the next step. This white paper describes how Arteris’ Ncore IP can help architects design processors fully supporting coherency between heterogeneous elements. The Linley Group prepared this paper, which Arteris sponsored, but the opinions and analysis are those of the author.

To read more, click here.

Leave a Reply

(Note: This name will be displayed publicly)