How to deal with the growing challenge of verifying digital and analog interface IP.
Interface IP is an integral part of systems-on-chips (SoC) that include mobile, automotive, or networking applications and are primarily used for transmitting data over a physical medium between a host and device. The mixed-signal nature of the IP makes verification a challenging task, requiring special considerations for digital and analog sections. This paper describes a robust mixed-signal verification technique using the Universal Verification Methodology (UVM).
To read more, click here.
New market opportunities and global competitiveness are limited by qualified people.
Better algorithms and more data could bolster adoption, particularly at advanced nodes.
Showing that a processor core adheres to a specification becomes more difficult when the specification is extensible.
New approaches are competing for attention as scaling benefits diminish.
Deeper understanding of equipment behavior and market needs will have broad impact across the semiconductor supply chain.
This will go down as a good year for the semiconductor industry, where new markets and innovation were both necessary and rewarded.
Researchers digging into ways around the von Neumann bottleneck.
Showing that a processor core adheres to a specification becomes more difficult when the specification is extensible.
The term creates hope for some, fear for others, and confusion for all.
Optimizing complex chips requires decisions about overall system architecture, and memory is a key variable.
While CPUs continue to evolve, performance is no longer limited to a single processor type or process geometry.
Why data scrubbing and social issues could limit the speed of adoption and the usefulness of this technology.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply