How SoC designers and integrators can effectively assess quality and completeness of soft IP cores.
This white paper focuses on how SoC designers and integrators can effectively assess the quality and completeness of soft IP cores. A methodology for accomplishing this goal is presented, and an overview is provided of the Atrenta IP Kit – an application of the SpyGlass platform that implements a soft IP quality qualification methodology.
To download this white paper, click here.
DARPA and a number of major vendors are backing this modular approach, but hurdles remain.
Using the Von Neumann architecture for artificial intelligence applications is inefficient. What will replace it?
D2S’ CEO sounds off on the impact of deep learning, EUV and other manufacturing advancements.
It’s been an uneven path leading to the current state of AI, and there’s still a lot of work ahead.
Shift to cloud model has kept power consumption in check, but that benefit may have run its course.
Continued integration is no longer the natural way forward for semiconductors. What needs to happen to make it easier?
Using the Von Neumann architecture for artificial intelligence applications is inefficient. What will replace it?
Improvements in power, performance and area are much more difficult to achieve, but solutions are coming into focus.
Shift to cloud model has kept power consumption in check, but that benefit may have run its course.
Assessing the reliability of a device requires adding more physical factors into the analysis, many of which are interconnected in complex ways.
Edge compute covers a wide range of applications. Understanding bandwidth and capacity needs is critical.
In-chip monitoring techniques are growing for automotive, industrial, and data center applications.
The number of critical design metrics is expanding, but the industry still grapples with their implications.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply