How to monitor internal behavior with a high degree of granularity during development and after deployment.
From advanced driver assistance systems (ADAS) to a new generation of robots and medical systems, we are seeing an explosion in the development of cyber-physical systems. Because these systems use advanced software to interact with the physical world, safety is a paramount issue but one that is reflected in many industries by the use of safety standards based on a philosophy of risk assessment and reduction.
The ISO26262 framework adopted by the automotive industry, for example, plays a key role in assuring implementors and users that road vehicles are safe. The standard joins others such as IEC61508 for industrial control, EN50126 for railways and IEC 60601-3 for medicine. These risk management-oriented frameworks have ramifications for system on chip (SoC) designers working across many technologies and industry sectors. They call for the ability to monitor internal behavior to a high degree of granularity not only during development but, increasingly, after deployment. Non-intrusive monitoring of SoC functions will therefore play a vital role in safe design – a function that UltraSoC is well-positioned to provide.
To read more, click here.
100% inspection, more data, and traceability will reduce assembly defects plaguing automotive customer returns.
Engineers are finding ways to effectively thermally dissipate heat from complex modules.
Increased transistor density and utilization are creating memory performance issues.
FPGAs, CPUs, and equipment receive funding in China; 98 startups raise over $2 billion.
Heterogeneous designs and AI/ML processing expose the limitations of existing methodologies and tools.
Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.
100% inspection, more data, and traceability will reduce assembly defects plaguing automotive customer returns.
From low resistance vias to buried power rails, it takes multiple strategies to usher in 2nm chips.
Some of the less common considerations for assessing the suitability of a system for high-performance workloads.
Manufacturing 3D structures will require atomic-level control of what’s removed and what stays on a wafer.
Different interconnect standards and packaging options being readied for mass chiplet adoption.
Engineers are finding ways to effectively thermally dissipate heat from complex modules.
Increased transistor density and utilization are creating memory performance issues.
Leave a Reply