How to monitor internal behavior with a high degree of granularity during development and after deployment.
From advanced driver assistance systems (ADAS) to a new generation of robots and medical systems, we are seeing an explosion in the development of cyber-physical systems. Because these systems use advanced software to interact with the physical world, safety is a paramount issue but one that is reflected in many industries by the use of safety standards based on a philosophy of risk assessment and reduction.
The ISO26262 framework adopted by the automotive industry, for example, plays a key role in assuring implementors and users that road vehicles are safe. The standard joins others such as IEC61508 for industrial control, EN50126 for railways and IEC 60601-3 for medicine. These risk management-oriented frameworks have ramifications for system on chip (SoC) designers working across many technologies and industry sectors. They call for the ability to monitor internal behavior to a high degree of granularity not only during development but, increasingly, after deployment. Non-intrusive monitoring of SoC functions will therefore play a vital role in safe design – a function that UltraSoC is well-positioned to provide.
To read more, click here.
Interest in the open-source ISA marks a significant shift among chipmakers, but it will require continued industry support to be successful.
Chips will cost more to design and manufacture even without pushing to the latest node, but that’s not the whole story.
Technology adds more granularity, but starting point for design shifts as architectures cope with greater volumes of data.
GlobalFoundries’ decision to put 7nm on hold is raising concerns across the mil/aero industry.
Different perspectives and needs create friction as more advanced electronics are added into vehicles.
AI-enabled systems are being designed to process more data locally as device scaling benefits decline.
Chips will cost more to design and manufacture even without pushing to the latest node, but that’s not the whole story.
Access to source code makes it attractive for custom applications, but gaps remain in the tool flow and in software.
Growing volume of data and limited improvements in performance create new opportunities for approaches that never got off the ground.
Experts at the Table, part 1: Are we looking to solve the wrong problems? Where does parallelization work best and why.
Semiconductor design lags behind other industries in adopting the cloud, but there could be some good reasons for that. Change is difficult.
New data flow, higher switch density and IP integration create issues across the design flow.
Behind closed doors: Semiconductor executives talk about the bugs they fear the most and the problems solving them.
 |
 |
 |
 |
 |
 |
 |
 |
 |
|
Leave a Reply