How to monitor internal behavior with a high degree of granularity during development and after deployment.
From advanced driver assistance systems (ADAS) to a new generation of robots and medical systems, we are seeing an explosion in the development of cyber-physical systems. Because these systems use advanced software to interact with the physical world, safety is a paramount issue but one that is reflected in many industries by the use of safety standards based on a philosophy of risk assessment and reduction.
The ISO26262 framework adopted by the automotive industry, for example, plays a key role in assuring implementors and users that road vehicles are safe. The standard joins others such as IEC61508 for industrial control, EN50126 for railways and IEC 60601-3 for medicine. These risk management-oriented frameworks have ramifications for system on chip (SoC) designers working across many technologies and industry sectors. They call for the ability to monitor internal behavior to a high degree of granularity not only during development but, increasingly, after deployment. Non-intrusive monitoring of SoC functions will therefore play a vital role in safe design – a function that UltraSoC is well-positioned to provide.
To read more, click here.
AI-enabled systems are being designed to process more data locally as device scaling benefits decline.
Foundry forms ASIC subsidiary as it focuses on 14nm/12nm and above.
Growing volume of data and limited improvements in performance create new opportunities for approaches that never got off the ground.
Why auto tech companies are so concerned about interactions with humans.
Company’s push into deep learning opens door to a variety of new architectures, including tiles, advanced packaging and more customized solutions.
AI-enabled systems are being designed to process more data locally as device scaling benefits decline.
Lines blur as processors are added into traditional FPGAs, and programmability is added into ASICs.
What AI and deep learning are good for, what they’re not good for, and why accuracy sometimes works against these systems.
What happens when companies are combined? The outcome often isn’t as good as the announcement.
Growing volume of data and limited improvements in performance create new opportunities for approaches that never got off the ground.
As complexity and device sizes rise, so does the need for an on-chip network.
Experts at the Table, part 1: Are we looking to solve the wrong problems? Where does parallelization work best and why.
Synopsys Co-CEO Aart de Geus explains why systemic complexity will be the next big challenge, and what that means for EDA and the chip industry.
 |
 |
 |
 |
 |
 |
 |
 |
 |
|
Leave a Reply