A new quality control approach for semiconductors.
Decades of advances in the semiconductor industry continue to drive an insatiable consumer demand for smaller, more powerful, more ubiquitous devices – whether in our cars, on our countertops or around our wrists. To meet this demand now and into the future, the fabrication of increasingly complex semiconductor systems for an incredible spectrum of applications must scale accordingly. Additionally, standards of quality control need to exceed current levels due to safety-critical applications and brand perception. Likewise, testing methodologies must evolve to address this emerging complexity and comprehensively evaluate devices under test (DUTs) for defects that appear in real-world conditions. Finally, they need to achieve the desired product yields with minimal impact in terms of time and cost. As the industry moves toward higher-volume fabrication of ever more intricate systems and zero-defect shipments, it has to create a new paradigm for quality control that also satisfies manufacturing needs. That paradigm is massively parallel system-level testing (SLT).
To read more, click here.
30 facilities planned, including 10/7nm processes, but trade war and economic factors could slow progress.
Leaders of three R&D organizations, Imec, Leti and SRC, discuss the latest chip trends in AI, packaging and quantum computing.
Applied Materials’ VP looks at what’s next for semiconductor manufacturing and the impact of variation, new materials and different architectures.
What could make this memory type stand out from the next-gen memory crowd.
Researchers digging into ways around the von Neumann bottleneck.
Semiconductor devices face many hazards before and after manufacturing that can cause them to fail prematurely.
Chips will cost more to design and manufacture even without pushing to the latest node, but that’s not the whole story.
This will go down as a good year for the semiconductor industry, where new markets and innovation were both necessary and rewarded.
Experts at the Table, Part 1: Impact on the supply chain, who’s using advanced packaging, and the cost of packaging versus device scaling.
Companies battle it out to get artificial intelligence to the edge using various chip architectures as their weapons of choice.
Technology adds more granularity, but starting point for design shifts as architectures cope with greater volumes of data.
Bulk CMOS, FD-SOI and finFETs all on tap as big players vie for differentiation. But where will chipmakers go after 28nm?
30 facilities planned, including 10/7nm processes, but trade war and economic factors could slow progress.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply