How to achieve higher defect coverage than standard transition delay testing can provide.
Semiconductor companies have come to rely on delay testing to attain high defect coverage of manufactured digital integrated circuits (ICs). Delay testing uses transition delay (TD) patterns created by automatic test pattern generation (ATPG) tools to target subtle manufacturing defects in fabricated designs. Although standard TD testing improves defect coverage beyond levels stuck-at patterns alone can achieve, the methodology is limited in its ability to reach the test quality levels required for the latest generation of nanometer designs. In response, an improved delay test methodology, slack-based transition delay (SBTD) testing, is being deployed by Synopsys customers as a means to achieve even higher defect coverage than standard TD testing.
This white paper describes the basic principles related to SBTD testing, which is available in Synopsys’ synthesis-based test solution, DFTMAX and TetraMAX ATPG. It begins by observing how TetraMAX is uniquely able to perform efficient slack-based ATPG, and then highlight the differences between SBTD ATPG and its ubiquitous predecessor, TD ATPG. Next, it explores the key quality-versus-cost tradeoffs and test effectiveness.
To read more, click here.
30 facilities planned, including 10/7nm processes, but trade war and economic factors could slow progress.
Leaders of three R&D organizations, Imec, Leti and SRC, discuss the latest chip trends in AI, packaging and quantum computing.
Applied Materials’ VP looks at what’s next for semiconductor manufacturing and the impact of variation, new materials and different architectures.
What could make this memory type stand out from the next-gen memory crowd.
Researchers digging into ways around the von Neumann bottleneck.
Chips will cost more to design and manufacture even without pushing to the latest node, but that’s not the whole story.
This will go down as a good year for the semiconductor industry, where new markets and innovation were both necessary and rewarded.
The term creates hope for some, fear for others, and confusion for all.
Researchers digging into ways around the von Neumann bottleneck.
Optimizing processor architectures requires a broader understanding data flow, latency, power and performance.
While CPUs continue to evolve, performance is no longer limited to a single processor type or process geometry.
Optimizing complex chips requires decisions about overall system architecture, and memory is a key variable.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply